Files
fpga-basics/Max10_RT/PLL_inst.v
Benjamin Kyd 279813aad7 that again
2022-06-06 21:20:05 +01:00

5 lines
60 B
Verilog

PLL PLL_inst (
.inclk0 ( inclk0_sig ),
.c0 ( c0_sig )
);