6 lines
47 B
Verilog
6 lines
47 B
Verilog
module top (
|
|
input clk_25mhz
|
|
);
|
|
|
|
endmodule
|
module top (
|
|
input clk_25mhz
|
|
);
|
|
|
|
endmodule
|