9 lines
115 B
Systemverilog
9 lines
115 B
Systemverilog
module VGA_Controller(
|
|
input wire pixel_clk,
|
|
inout logic [14:0] gpio_d,
|
|
output logic [8:1] led
|
|
};
|
|
|
|
|
|
endmodule
|