Files
fpga-basics/Max10_VGA/PLL_inst.v
Benjamin Kyd 94a37bd3c8 initial
2022-05-26 23:54:01 +01:00

5 lines
60 B
Verilog

PLL PLL_inst (
.inclk0 ( inclk0_sig ),
.c0 ( c0_sig )
);