Files
riscy-rust/test/test.S
2023-05-22 13:59:56 +01:00

7 lines
78 B
ArmAsm

ADDI x2, x0, 1
loop:
SUB x1, x1, x2
SW x1, 4(x0)
BLT x0, x1, loop