0ade47e196907199fa045794f969d4f1eb5c5cfc
Description
A collection of multiple basic FPGA projects on various development boards
Languages
Verilog
70.1%
Tcl
17.9%
SystemVerilog
7.6%
Makefile
2.8%
C++
1.6%